



Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11) **EP 0 953 898 A2**

(12) **EUROPEAN PATENT APPLICATION**

(43) Date of publication:  
03.11.1999 Bulletin 1999/44

(51) Int Cl.<sup>6</sup> **G06F 9/32, G06F 9/30,  
G06F 9/45, G06F 11/00**

(21) Application number: **99303231.7**

(22) Date of filing: **26.04.1999**

(84) Designated Contracting States:

**AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU  
MC NL PT SE**

Designated Extension States:

**AL LT LV MK RO SI**

- Kawaguchi, Kenichi  
Kobe-shi, Hyogo-ken 658-0025 (JP)
- Higaki, Nobuo, Shining-Sato 2H  
Osaka-shi, Osaka-fu 533-0004 (JP)
- Odani, Kensuke  
Kyoto-shi, Kyoto-fu 603-8175 (JP)
- Tanaka, Tetsuya  
Ibaraki-shi, Osaka-fu 567-0878 (JP)
- Miyaji, Shinya  
Hirakata-shi, Osaka-fu 573-0165 (JP)
- Heishi, Taketo  
Osaka-shi, Osaka-fu 533-0023 (JP)

(30) Priority: **28.04.1998 JP 11832698**

(71) Applicant: **MATSUSHITA ELECTRIC INDUSTRIAL  
CO., LTD.  
Kadoma-shi, Osaka 571 (JP)**

(72) Inventors:

- Takayama, Shuichi  
Takazuka-shi, Hyogo-ken 665-0876 (JP)
- Ogawa, Hajime  
Neyagawa-shi, Osaka-fu 572-0089 (JP)

(74) Representative: **Butcher, Ian James et al  
A.A. Thornton & Co.  
Northumberland House  
303-306 High Holborn  
London WC1V 7LE (GB)**

(54) **A processor for executing Instructions from memory according to a program counter, and a compiler, an assembler, a linker and a debugger for such a processor**

(57) When a branch instruction is decoded by the instruction decoders 409a ~ 409c, the upper 29 bits of the PC relative value included in the branch instruction are sent to the upper PC calculator 411 and the lower 3 bits are sent to the lower PC calculator 405. The lower PC calculator 405 adds the lower 3 bits of the PC relative

value and the lower 3 bits of the present lower PC 404 and sends the result to the lower PC 404 as the updated lower PC. The upper PC calculator 411 adds the upper 29 bits of the PC relative value, the upper 29 bits of the present upper PC 403, and a carry that may be received from the lower PC calculator 405, and sends the result to the upper PC 403 as the updated upper PC.

**EP 0 953 898 A2**



[0017] Here, the calculating unit may include a first calculating unit and a second calculating unit, the second calculating unit adding the value of the second program counter and lower bits of the program counter relative value, setting a result of an addition as the value of the second program counter, and sending any carry generated in the addition to the first calculating unit, and the first calculating unit adding the value of the first program counter upper bits of the program counter relative value, and any carry received from the second calculating unit, and setting a result of an addition as the value of the first program counter.

[0018] When the processor executes a branch instruction and the program counter and a program counter relative value are added, a carry generated when calculating the lower bits is properly considered when calculating the upper bits. In this way, addresses can be calculated with proper continuity between the calculation of the lower bits and the calculation of the upper bits.

[0019] Here, the calculating unit may include a first calculating unit and a second calculating unit, the second calculating unit adding the value of the second program counter and lower bits of the program counter relative value without generating a carry, and setting a result of an addition as the value of the second program counter, the first calculating unit adding the value of the first program counter upper bits of the program counter relative value, and setting a result of an addition as the value of the first program counter.

[0020] When the processor executes a branch instruction, calculation of the lower bits of the value of the program counter and the program counter relative value by the second calculating unit does not generate a carry to the calculation of the upper bits of the value of the program counter and the program counter relative value by the first calculating unit. As a result, the calculations of the first and second calculators can be performed independently of one another, so that a simplified hardware construction can be used.

[0021] Here, the calculating unit may add the value of the first program counter and upper bits of the program counter relative value, sets a result of an addition as the value of the first program counter, and sets lower bits of the program counter relative value as the value of the second program counter.

[0022] When the processor executes a branch instruction, no calculation using the value of the second program counter and the lower bits of the program counter relative value is required, so that the processor can execute branch instructions at a higher speed.

[0023] Here, the calculating unit may add the program counter relative value and a value whose upper bits are the value of the first program counter and lower bits are the value of the second program counter, and sets upper bits of a result of an addition as the value of the first program counter and lower bits of the result as the second program counter.

[0024] When the processor executes a branch in-

struction, the calculation using the value of the program counter and the program counter relative value can be performed by a standard calculator. This means the hardware construction of the processor can be simplified.

[0025] Here, the processor may further include: a program counter relative value extracting unit for extracting, when an executed instruction includes a program counter relative value that is based on an address of the executed instruction, the program counter relative value; a program counter amending unit for amending the value of the first program counter and the value of the second program counter to indicate an address of the executed instruction; and a calculating unit for adding the program counter relative value, the value of the first program counter, and the value of the second program counter, and setting a result of an addition as the value of the first program counter and the value of the second program counter.

[0026] The program counter relative value is the difference in addresses between a branch instruction and the branch destination instruction, so that it will not be necessary to change the program counter relative value even when there is a change in the boundaries marking which instructions in the program will be executed in parallel.

[0027] Here, the processor may further include: a program counter relative value calculating instruction decoding unit for decoding a program counter relative value calculating instruction that performs an addition using a program counter relative value and one of (a) a value of the program counter stored in a register, and (b) the value of the first program counter and the value of the second program counter; a calculating unit for performing the addition indicated by the program counter relative value calculating instruction to generate an addition result; and a program counter value updating unit for storing the addition result in one of (a) the register, and (b) the first program counter and the second program counter.

[0028] With the stated construction, it is possible to use an instruction that indicates a calculation using the value of the program counter and a program counter relative value in place of an instruction that stores the absolute address of a function into a register. A program counter relative value has a shorter bit width than the absolute address of an instruction, so that the overall code size can be reduced. When using PIC codes where the addresses of instructions in memory are only determined when the program is executed, absolute addresses cannot be used, so that calculation instructions that use the program counter and a program counter relative value are essential.

[0029] Here, the first program counter may indicate a memory address, the memory address being a storage position in the memory of a processing packet that is given by bit shifting the value in the first program counter by  $\log_2 n$  bits in a leftward direction,  $n$  being a length of

a processing packet in bytes.

[0030] With the stated construction, while separate addresses are assigned to each one-byte storage packet in the memory, the value of the first program counter corresponds with the address of a processing packet in the memory. As a result, the processor can easily specify a processing packet in the memory.

[0031] Here, the processor may further include: an instruction buffer for temporarily storing instructions; and an instruction reading unit for transferring instructions with a minimum transfer size of one one-byte unit from the memory to the instruction buffer, in accordance with available space in the instruction buffer but regardless of a size of a processing packet.

[0032] With the stated construction, the amount of data read by the processor from the memory in one read operation can be freely set, so that the construction in the processor for reading instructions can be made highly flexible.

[0033] The stated primary object can also be achieved by an instruction sequence optimizing apparatus, for generating optimized code from an instruction sequence, including: an address assigning unit for estimating a size of each instruction in the instruction sequence and assigning an address to each instruction, upper bits of each address indicating a memory address at which a processing packet is stored and lower bits of each address indicating a processing target instruction in the processing packet; a label detecting unit (1) for detecting a label, which should be resolved by an address of a specified instruction, from the instruction sequence, and obtaining the address of the specified instruction, and (2) for detecting a label, which should be resolved by a difference in addresses of two specified instructions, from the instruction sequence, and obtaining the addresses of the two specified instructions; a program counter relative value calculating unit for calculating, when a label which should be resolved by a difference in addresses of two specified instructions has been detected, a program counter relative value by subtracting an address of one of the two specified instructions from an address of another of the two specified instructions; a converting unit (1) for converting an instruction that has a label that should be resolved by an address of a specified instruction into an instruction with a size that is based on a size of the address of the specified instruction, (2) for converting an instruction that has a label that should be resolved by a difference in addresses of two specified instructions into an instruction with a size that is based on a size of the program counter relative value calculated from the addresses of the two specified instructions; and an optimized code generating unit for generating optimized code by converting addresses of instructions in accordance with the sizes of instructions after conversion by the converting unit.

[0034] The above construction achieves an optimization apparatus for generating programs for a processor that executes branch instructions.

[0035] Here, the program counter relative value calculating unit may include a lower bit subtracting unit and an upper bit subtracting unit, the lower bit subtracting unit subtracting lower bits of the address of one of the two specified instructions from lower bits of the address of the other of the two specified instructions, for setting a result of a subtraction as lower bits of the program counter relative value, and sending any carry generated in the subtraction to the upper bit subtracting unit, and the upper bit subtracting unit subtracting upper bits of the address of one of the two specified instructions and any carry received from the lower bit subtracting unit from upper bits of the address of the other of the two specified instructions, and for setting a result of a subtraction as upper bits of the program counter relative value.

[0036] The above construction achieves an optimization apparatus for generating programs for a processor which, when executing a branch instruction, calculates the address of a branch destination instruction using a carry method.

[0037] Here, the program counter relative value calculating unit may include a lower bit subtracting unit and an upper bit subtracting unit, the lower bit subtracting unit subtracting lower bits of the address of one of the two specified instructions from lower bits of the address of the other of the two specified instructions without generating a carry and setting a result of a subtraction as lower bits of the program counter relative value, and the upper bit subtracting unit subtracting upper bits of the address of one of the two specified instructions from upper bits of the address of the other of the two specified instructions, and for setting a result of a subtraction as upper bits of the program counter relative value.

[0038] The above construction achieves an optimization apparatus for generating programs for a processor which, when executing a branch instruction, calculates the address of a branch destination instruction without using a carry.

[0039] Here, the program counter relative value calculating unit may subtract upper bits of an address of one of the two specified instructions from upper bits of an address of the other of the two specified instructions, set a result of a subtraction as upper bits of the program counter relative value, and set lower bits of the other of the two specified instructions as lower bits of the program counter relative value.

[0040] The above construction achieves an optimization apparatus for generating programs for a processor which, when executing a branch instruction, calculates the address of a branch destination instruction using an absolute value.

[0041] The stated primary object can also be achieved by an assembler that generates relocatable code from an instruction sequence, each address of an instruction in the instruction sequence having upper bits that indicate a memory address at which a processing packet is stored and lower bits that indicate a position

of processing target instruction that is included in the processing packet, the assembler including: a label detecting unit for detecting a label in the instruction sequence that should be resolved by a difference in addresses between two specified instructions; and obtaining the addresses of the two specified instructions; a program counter relative value calculating unit for calculating a program counter relative value by subtracting an address of one of the two specified instructions from an address of another of the two specified instructions; and a replacing unit for replacing the label with the program counter relative value calculated by the program counter relative value calculating unit.

[0042] The above construction achieves an assembler for generating programs for a processor that executes branch instructions.

[0043] Here, the program counter relative value calculating unit may include a lower bit subtracting unit and an upper bit subtracting unit, the lower bit subtracting unit subtracting lower bits of the address of the one of the two specified instructions from lower bits of the address of the other of the two specified instructions, for setting a result of a subtraction as lower bits of the program counter relative value, and sending any carry generated in the subtraction to the upper bit subtracting unit, and the upper bit subtracting unit subtracting upper bits of the address of one of the two specified instructions and any carry received from the lower bit subtracting unit from upper bits of the address of the other of the two specified instructions, and for setting a result of a subtraction as upper bits of the program counter relative value.

[0044] The above construction achieves an assembler for generating programs for a processor which, when executing a branch instruction, calculates the address of a branch destination instruction using a carry method.

[0045] Here, the program counter relative value calculating unit may include a lower bit subtracting unit and an upper bit subtracting unit, the lower bit subtracting unit subtracting lower bits of the address of one of the two specified instructions from lower bits of the address of the other of the two specified instructions without generating a carry and setting a result of a subtraction as lower bits of the program counter relative value, and the upper bit subtracting unit subtracting upper bits of the address of one of the two specified instructions from upper bits of the address of the other of the two specified instructions, and for setting a result of a subtraction as upper bits of the program counter relative value.

[0046] The above construction achieves an assembler for generating programs for a processor which, when executing a branch instruction, calculates the address of a branch destination instruction without using a carry

[0047] Here, the program counter relative value calculating unit may subtract upper bits of an address of one of the two specified instructions from upper bits of

an address of the other of the two specified instructions, set a result of a subtraction as upper bits of the program counter relative value, and set lower bits of the other of the two specified instructions as lower bits of the program counter relative value.

[0048] The above construction achieves an optimization apparatus for generating programs for a processor which, when executing a branch instruction, calculates the address of a branch destination instruction using an absolute value.

[0049] The stated primary object can also be achieved by a linker that generates object code by combining relocatable code, each address of an instruction in the relocatable code having upper bits that indicate a memory address at which a processing packet is stored and lower bits that indicate a position of processing target instruction that is included in the processing packet, the linker including: a relocation information detecting unit for detecting a label in the relocatable code that should be resolved by a difference in addresses between two specified instructions, and obtaining the addresses of the two specified instructions; a program counter relative value calculating unit for calculating a program counter relative value by subtracting an address of one of the two specified instructions from an address of another of the two specified instructions; and a replacing unit for replacing the label with the program counter relative value calculated by the program counter relative value calculating unit.

[0050] The above construction achieves a linker for generating programs for a processor that executes branch instructions.

[0051] Here, the program counter relative value calculating unit may include a lower bit subtracting unit and an upper bit subtracting unit, the lower bit subtracting unit subtracting lower bits of the address of the one of the two specified instructions from lower bits of the address of the other of the two specified instructions, for setting a result of a subtraction as lower bits of the program counter relative value, and sending any carry generated in the subtraction to the upper bit subtracting unit, and the upper bit subtracting unit subtracting upper bits of the address of one of the two specified instructions and any carry received from the lower bit subtracting unit from upper bits of the address of the other of the two specified instructions, and for setting a result of a subtraction as upper bits of the program counter relative value.

[0052] The above construction achieves a linker for generating programs for a processor which, when executing a branch instruction, calculates the address of a branch destination instruction using a carry method.

[0053] Here, the program counter relative value calculating unit may include a lower bit subtracting unit and an upper bit subtracting unit, the lower bit subtracting unit subtracting lower bits of the address of one of the two specified instructions from lower bits of the address of the other of the two specified instructions without gen-

erating a carry and setting a result of a subtraction as lower bits of the program counter relative value, and the upper bit subtracting unit subtracting upper bits of the address of one of the two specified instructions from upper bits of the address of the other of the two specified instructions, and for setting a result of a subtraction as upper bits of the program counter relative value.

[0054] The above construction achieves a linker for generating programs for a processor which, when executing a branch instruction, calculates the address of a branch destination instruction without using a carry.

[0055] Here, the program counter relative value calculating unit may subtract upper bits of an address of one of the two specified instructions from upper bits of an address of the other of the two specified instructions, set a result of a subtraction as upper bits of the program counter relative value, and set lower bits of the other of the two specified instructions as lower bits of the program counter relative value.

[0056] The above construction achieves a linker for generating programs for a processor which, when executing a branch instruction, calculates the address of a branch destination instruction using an absolute value.

[0057] The stated primary object can also be achieved by a disassembler that receives an indication of an address of an instruction in object code and outputs an assembler name of the instruction at the indicated address, each address of an instruction in the object code having upper bits that indicate a memory address at which a processing packet is stored and lower bits that indicate a position of processing target instruction that is included in the processing packet, the disassembler including: a program counter relative value extracting unit for extracting, when the indicated instruction includes a program counter relative value, the program counter relative value from the indicated instruction; a label addressing calculating unit for adding an address of the indicated instruction to the extracted program counter relative value and setting an addition result as a label address; a storing unit for storing a label name corresponding to each label address; and a searching unit for searching the storing unit for a label name that corresponds to the calculated label address and outputting the corresponding label name.

[0058] The stated construction can disassemble a program that includes a branch instruction. When the disassembled instruction is a branch instruction, the address of the branch destination instruction can be calculated from the program counter relative value. This address is then used to search the label table and so obtain the label name. As a result, the branch destination can be displayed to the user in the readily understandable form of a label name, even when program counter relative values are used in branch instructions.

[0059] Here, the label address calculating unit may include a lower bit calculating unit and an upper bit calculating unit, the lower bit calculating unit for adding lower bits of the address of the indicated instruction and lower

bits of the program counter relative value, setting a result of an addition as lower bits of a label address, and sending any carry generated by the addition to the upper bit calculating unit, and the upper bit calculating unit adding upper bits of the address of the indicated instruction, upper bits of the program counter relative value, and any carry received from the lower bit calculating unit, and setting a result of the addition as upper bits of the label address.

[0060] The above construction achieves a disassembler that can disassemble programs for a processor which, when executing a branch instruction, calculates an address of a branch destination instruction using a carry.

[0061] Here, the label address calculating unit may include a lower bit calculating unit and an upper bit calculating unit, the lower bit calculating unit adding lower bits of the address of the indicated instruction and lower bits of the program counter relative value without generating a carry, and setting a result of an addition as lower bits of a label address, and the upper bit calculating unit adding upper bits of the address of the indicated instruction and upper bits of the program counter relative value, and setting a result of an addition as upper bits of the label address.

[0062] The above construction achieves a disassembler that can disassemble programs for a processor which, when executing a branch instruction, calculates an address of a branch destination instruction without using a carry.

[0063] Here, the label address calculating unit may add upper bits of the address of the indicated instruction and upper bits of the program counter relative value, set a result of an addition as upper bits of the label address, and set lower bits of the program counter relative value as lower bits of the label address.

[0064] The above construction achieves a disassembler that can disassemble programs for a processor which, when executing a branch instruction, calculates an address of a branch destination instruction using an absolute value.

[0065] The stated primary object can also be achieved by a debugger that receives an indication of an address of an instruction in object code and replaces the instruction at the indicated address with a replacement instruction, each address of an instruction in the object code having upper bits that indicate a memory address at which a processing packet is stored and lower bits that indicate a position of processing target instruction that is included in the processing packet, the debugger including: a processing packet reading unit for reading a processing packet that is indicated by upper bits of the indicated address from the memory and writing the processing packet into an instruction buffer; an instruction writing unit for writing the replacement instruction into the processing packet in the instruction buffer over an instruction that is indicated by the lower bits of the indicated address; and a processing packet



Fig. 3B shows the read order of instructions;  
 Fig. 3C shows the execution order of instructions;  
 Fig. 4 shows an example of the methods used by a conventional processor to store and read instructions that are not byte-aligned;  
 Fig. 5 shows the procedure by which the object code to be executed by the processor is generated by a compiler, optimization apparatus, assembler, and linker;  
 Fig. 6 is a block diagram showing the details of the processor 309 and the external memory;  
 Fig. 7 is an increment table showing the rules used to increment the in-packet address;  
 Fig. 8A is an addition table showing the addition rules used when adding the lower 3 bits of the address of a branch instruction to lower 3 bits of the PC relative value;  
 Fig. 8B is a subtraction table showing the subtraction rules used when subtracting the lower 3 bits of the PC relative value from the lower 3 bits of a branch destination address;  
 Fig. 9 is a block diagram showing the components and input/output data of the optimization apparatus 303;  
 Fig. 10 is a flowchart showing the operation procedure of the optimization apparatus;  
 Fig. 11 shows part of the optimization processing code 903 generated by the code optimization apparatus 902;  
 Fig. 12 shows the address assigned codes 916 generated from the optimization processing code 903 shown in Fig. 11;  
 Fig. 13 shows the label information 906 generated from the address assigned codes 916 shown in Fig. 12;  
 Fig. 14 shows the optimized code 304 generated from the address assigned codes 916 shown in Fig. 12;  
 Fig. 15 is a block diagram that shows the construction of the assembler 305 shown in Fig. 5 and the input/output data related to the assembler 305;  
 Fig. 16 is a flowchart showing the operation of the assembler;  
 Fig. 17 shows the machine language codes 803 that are generated from the optimized code 304 shown in Fig. 14;  
 Fig. 18 shows the label information that is generated from the machine language codes shown in Fig. 17;  
 Fig. 19 shows the relocatable codes that are generated from the machine language codes 803 shown in Fig. 17;  
 Fig. 20 is a block diagram showing the construction of the linker 307 and the I/O (input/output) data of the linker 307;  
 Fig. 21 is a flowchart showing the operation of the linker 307;  
 Fig. 22 shows the relocatable codes;

Fig. 23 shows the state when the relocatable codes 814 shown in Fig. 19 have been combined with the relocatable code shown in Fig. 22;  
 Fig. 24 shows the resulting combined codes 703;  
 Fig. 25 shows the label information that is generated from the combined codes 703 shown in Fig. 24;  
 Fig. 26 shows the object codes generated from the combined codes 703 shown in Fig. 24;  
 Fig. 27 shows the object code generated by the second embodiment of the present invention;  
 Fig. 28A shows the construction of an instruction packet in the third embodiment;  
 Fig. 28B shows the types of instructions used in the third embodiment;  
 Fig. 28C shows the relation between in-packet addresses and the instruction units in a packet;  
 Fig. 29A is an addition table showing the addition rules for adding the lower 3 bits of the address of the branch instruction and the lower 3 bits of the PC relative value in the calculation method of the fourth embodiment that does not use a carry;  
 Fig. 29B is a subtraction table showing the subtraction rules for subtracting the lower 3 bits of the address of the branch instruction from the lower 3 bits of the address of the branch destination instruction in the calculation method of the fourth embodiment that does not use a carry;  
 Fig. 30 shows the object code that is generated by the address calculation method of the fourth embodiment that does not use a carry;  
 Fig. 31A is an addition table showing the addition rules for adding the lower 3 bits of the address of the branch instruction and the lower 3 bits of the PC relative value in the calculation method of the fifth embodiment that uses absolute values;  
 Fig. 31B is a subtraction table showing the subtraction rules for subtracting the lower 3 bits of the address of the branch instruction from the lower 3 bits of the address of the branch destination instruction in the calculation method of the fifth embodiment that uses absolute values;  
 Fig. 32 shows the object code that is generated by the above address calculation method of the fifth embodiment that uses absolute values;  
 Fig. 33 shows the object code that has been generated using the linear calculation method of the sixth embodiment;  
 Fig. 34 shows the processor of the seventh embodiment;  
 Fig. 35A shows the operation that corresponds to a PC adding instruction which is shown in mnemonic form;  
 Fig. 35B shows the operation that corresponds to a PC subtracting instruction which is shown in mnemonic form;  
 Fig. 36 shows the construction of the compiler of the eighth embodiment of the present invention;  
 Fig. 37 is a flowchart showing the operation of the



compiler;

Fig. 38 shows source code which is written in C language;

Fig. 39 shows the intermediate codes that have been generated from the source program shown in Fig. 38;

Fig. 40 shows the assembler code that has been produced by converting the intermediate codes shown in Fig. 39;

Fig. 41 is a block diagram showing the construction of the debugger and disassembler of the present embodiment;

Fig. 42 is a flowchart showing the operating procedure of a disassembler of the present invention; and Fig. 43 is a flowchart showing the operation of the debugger of the present invention.

# DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0076] The following is a detailed description of several embodiments of the present invention, with reference to the accompanying drawings.

## First Embodiment

[0077] This first embodiment relates to an optimization apparatus, an assembler, and a linker that generate programs where read operations and execute operations have different units, and to a processor for executing such programs.

## Formats of the Instructions Executed by the Processor

[0078] The following explains the formats of the instructions executed by the processor of this first embodiment. These formats are shown in Figs. 2A ~ 2E. The instructions executed by the present processor are constructed so that 21 bits is set as one instruction unit. For the present processor, there are both one-unit (i.e., 21-bit) and two-unit (i.e., 42-bit) instructions.

[0079] The format information 101 is written as one bit and shows the length of each instruction. When the format information 101 is "0", this shows that the unit including this format information 101 forms one complete instruction, which is to say, a 21-bit instruction. When the format information 101 is "1", this shows that the unit including this format information 101 and the following unit together form one two-unit instruction, which is to say, a 42-bit instruction.

[0080] The parallel execution boundary information 100 is also written as one bit and shows whether a parallel execution boundary exists between the instruction formed by the present unit and the following instruction. When the parallel execution boundary information 100 is "1", this shows that a parallel execution boundary exists between the instruction including this parallel execution boundary information 100 and the following in-

struction, so that these instructions will be executed in different cycles. When the parallel execution boundary information 100 is "0", this shows that no parallel execution boundary exists between the instruction including this parallel execution boundary information 100 and the following instruction, so that these instructions will be executed the same cycle.

[0081] The remaining bits in each instruction are used to show an operation. This means that 19 bits can be used to indicate the operation in a 21-bit instruction and that 40 bits can be used to indicate the operation in a 42-bit instruction. The fields marked "Op1", "Op2", "Op3", and "Op4" are used to store opcodes that indicate the type of operation to be performed. The field marked "Rs" is used to store the register number of a register used as the source operand and the field marked "Rd" is used to store the register number of a register used as the destination operand. The fields marked "imm5" and "imm32" are respectively used to store 5-bit and 32-bit immediates that are used in calculations. Finally, the fields marked "dispt3" and "disps2" are respectively used to store 13-bit and 32-bit displacements.

[0082] Transfer instructions and arithmetic instructions that handle long (such as 32-bit) constants and branch instructions that use large displacements are defined as 42-bit instructions. Most other instructions are defined as 21-bit instructions. Of the two units used to compose a 42-bit instruction, the latter unit is only used to store part of the long constant or displacement, and so does not store the opcode of the instruction.

## Reading and Execution of Instructions by the Processor

[0083] The following explains the operation of the present processor when reading and executing instructions. Note that the processor of the present embodiment has a premise that static parallel scheduling is used. Fig. 3A shows an instruction packet that is the unit used for storing and reading instructions. Each instruction packet is composed of three instruction units (63 bits) and dummy data (1 bit). In each cycle, the processor reads instructions using this fixed 64-bit packet length. Packets of this size are used because the 21-bit unit size of instruction is not suited to reading from memory. Accordingly, a number of such instructions are read together with dummy data to make the total packet size equal to an integer number of bytes. In this example, since the number of instruction units in each instruction packet is not a power of two, there is the following special effect. This effect overcomes the problems that occur when positions of the units inside instruction packets are expressed using binary. In the following explanation, the three units in an instruction packet are called the first, second and third units in order starting from the unit with the lowest address value.

[0084] Fig. 3B shows the read order of instructions. As shown in the figure, one instruction packet is read in

each cycle.

[0085] Fig. 3C shows the execution order of instructions. In each cycle, instructions are executed as far as the next parallel execution boundary. This means that the instructions are executed up to and including an instruction whose parallel execution boundary information 100 is "1". Instruction units that are read but not executed are accumulated in the instruction buffer, and are executed in a later cycle.

[0086] As described above, the processor of the present embodiment reads instructions using packets of a fixed length, but only executes a suitable number of units in each cycle depending on parallelism of the instructions. The reason that the present processor can start the execution of instructions in one cycle at any of the instruction units in an instruction packet is that an in-packet address specifies an instruction unit in an instruction packet. This is described in more detail later.

[0087] Fig. 4 shows an example of the methods used by a conventional processor to store and read instructions that are not byte-aligned. When 21-bit instructions that are not byte-aligned are to be read in byte-units, three unused bits have to be added to the end of each instruction to make the instruction length 24-bits. This means that what are essentially 21-bit instructions are stored into and read from memory in 24-bit units. The length of three of such instructions is 72 bits, so that the storage of three instructions in a 64-bit packet in the present embodiment reduces overall program size.

[0088] Note that while the present embodiment describes the packet construction when 21-bit instructions are used, the invention is not limited to this instruction length. It is equally possible to construct instruction packets of instructions of a different length and to read the instructions using such instruction packets. As one example, when instructions are n-bits long, values of m and r may be selected so as to give a maximum value of  $n \cdot m + (n \cdot m + r)$  subject to  $(n \cdot m + r) \bmod 8 = 0$ . One packet is then composed of m instruction units (each being n bits long) and r-bit dummy data. By doing so, instruction packets can be composed of multiple-byte size using relatively little dummy data.

#### Method for Expressing Instruction Addresses

[0089] The following explains the method used to express instruction addresses in the present embodiment. Here, an instruction address refers to the address used to specify the position of a unit and is expressed as 32 bits.

[0090] The upper 29-bits of a 32-bit address are used to specify an instruction packet and so are called the "packet address". This packet address is expressed as a 29-bit hexadecimal figure in a format such as "29H01234567". A value produced by shifting the value of this packet address by 3-bits to the left is the memory address at which the instruction packet is stored.

[0091] The lower 3-bits in a 32-bit address are used

to specify an instruction unit included in the instruction packet and so are called the "in-packet address". This in-packet address is expressed as a 3-bit binary value in a format such as "3'b001". As examples, the in-packet address "3'b001" specifies the first unit in an instruction packet, the in-packet address "3'b010" specifies the second unit, and the in-packet address "3'b100" specifies the third unit. However, the in-packet addresses are not limited to these specific values. Other values may be used provided that the instruction units in an instruction packet are each specified using their own value.

[0092] The indicating of addresses in this embodiment is such that only 3 bits are assigned for eight-bytes of instructions. This gives the same results as when a conventional processor assigns a separate address to each byte, since the upper 29-bits of addresses assigned to eight-bytes of instructions will be the same.

#### Method for Generating the Object Code Executed by the Processor

[0093] The following explains the method for generating the object code that is executed by the processor of the present embodiment.

[0094] First, the terminology to be used in this explanation is defined.

[0095] A "PC relative value" is the difference between the addresses of two instructions.

[0096] A "label" is either an "instruction address-resolved label" or a "PC relative value-resolved label". Absolute address-resolved labels are replaced with absolute addresses of instructions during the processing that converts a program into object code. An example of such a label is the label "L2" in the transfer instruction "mov L2,r1" that transfers an instruction stored in memory to the register r1. PC relative value-resolved labels are replaced with PC relative values during the processing that converts a program into object code. An example of such a label is the label "L1" in the unconditional branch instruction "bra L1" that performs an unconditional branch using the PC relative value. "Local labels" and "external labels" also exist as other types of label. When a label and the instruction including the label are included in the same module (a module being a subprogram composed of an instruction sequence achieving one processing function), such label is called a local label, while when the label and instruction including the label are included in different modules, such label is called an external label.

[0097] Fig. 5 shows the procedure by which the object code to be executed by the processor is generated by a compiler, optimization apparatus, assembler, and linker. An overview of the functions of these components is given below.

[0098] The compiler 301 analyzes the content of the source code 300 that is written in a high-level language like C and outputs assembler code 302.

[0099] The optimization apparatus 303 assigns tem-





**[0138]** The label detecting means 905 detects local labels from the address assigned codes 916. On detecting a label that should be resolved by an instruction address, the label detecting means 905 obtains the provisional address of the instruction including this label.

**[0150]** When the label information 906 includes a label that should be resolved by a PC relative value, processing to calculate this PC relative value is performed. The lower address subtraction means 907 calculates the lower 3 bits of the value shown by the label L1 that is a PC relative value. The lower address subtraction means 907 subtracts the lower 3 bits "3b010" of the provisional address "32h00000812" of the branch instruction 1106 from the lower 3 bits "3b000" of the provisional address "32h000008000" of the branch destination instruction 1100. As a result, "1" is obtained as the carry value 908, and "3b100" is obtained as the lower



subtraction means 809 as the upper 29 bits.

**[0163]** The label information resolving means 813 replaces the labels in the machine language codes 803 with the address differences 812 calculated by the address difference calculating means 811, and outputs the resulting relocatable codes 306.

**[0164]** The following explains a specific example of the processing of the assembler 305 on receiving an input of the optimized code 304 of Fig. 14 that has been outputted by the optimization apparatus 303.

**[0165]** Fig. 16 is a flowchart showing the operation of the assembler.

**[0166]** First, the machine language code generating means 802 converts each packet in the optimized code 304 into machine language codes 803 that are suited to the processor 309. However, the machine language code generating means 802 does not convert labels whose values have not been resolved, so that these labels are stored as they are in the machine language codes 803. After this, the machine language code generating means 802 assigns packet addresses (hereafter also called "local packet addresses") and in-packet addresses to each instruction in the machine language codes 803. Fig. 17 shows the machine language codes 803 that are generated from the optimized code 304 shown in Fig. 14. Note that the actual machine language codes are expressed in binary as sequences of zeros and ones, though for ease of understanding these machine language codes are shown in Fig. 17 in mnemonic form. The parallel execution boundary information 100 and the format information 101 will also be clear at this stage, but are not illustrated to simplify the figure. In Fig. 17, packet addresses (local packet addresses) are assigned starting from the value "29'h00000000". The label L1 in the instruction "jsr l1" in packet 1300, the label L2 in the instruction "mov L2,r2" in packet 1301, and the label L1 in the instruction "bra L1" in packet 1302 have not yet been resolved, so that these instructions are not converted (steps S1500, S1501).

**[0167]** Next, the label detecting means 804 detects labels, out of the unresolved labels in the machine language codes 803, which are local labels that should be resolved by a PC relative value, and obtains the address of the instruction including the label, which is to say, the branch instruction, and the address of the branch destination instruction. The label detecting means 804 then outputs label information 805 that includes information showing the instruction including the label and the value that resolves the label. Fig. 18 shows the label information 805 that is generated from the machine language codes shown in Fig. 17. Here, label L1 is detected as a local label that should be resolved by a PC relative value. "32'h00000012" is obtained as the address of the branch instruction, and "32'h00000000" is obtained as the address of the branch destination instruction (steps S1502, S1503).

**[0168]** The lower address subtraction means 806 then calculates the lower bits of the value L1 that is a

PC relative value. The lower address subtraction means 806 subtracts the lower 3 bits "3'b010" of the address "32'h00000012" of the branch instruction 1409 from the lower 3 bits "3'b000" of the address "32'h00000000" of the branch destination instruction 1401. As a result, "1" is obtained as the carry value 807 and "3'b100" is obtained as the lower subtraction result 808 (step S1504).

**[0169]** Next, the upper address subtraction means 809 calculates the upper bits of the value L1 that is a PC relative value. The upper address subtraction means 809 subtracts the upper 29 bits "29'h000000002" of the address of the branch instruction 1409 and the carry value 807 "1" from the upper 29 bits "29'h000000000" of the address of the branch destination instruction 1401. As a result, "29'h1ffffff" ("3" in base 10, minus numbers being hereafter shown using a complement) is obtained as the upper subtraction result 810 (step S1505).

**[0170]** The address difference calculating means 811 finds the address difference, which is to say the PC relative value, by setting the lower subtraction result 808 as the lower bits and the upper subtraction result 810 as the upper bits. In this example, the address difference calculating means 811 sets "3'b100" as the lower bits and "29'h1ffffff" as the upper bits, giving an address difference of "32'hffffffec" (step S1506).

**[0171]** The label information resolving means 813 judges whether the address difference 812 can be expressed by only its lower 13 bits. If so, the label information resolving means 813 sets the lower 13 bits of the address difference 812 as the PC relative value, or if not, the label information resolving means 813 sets the entire address difference 812 as the PC relative value. As a result, a label in the machine language codes 803 is converted into a PC relative value. The address difference that resolves label L1 in the label information in Fig. 17 is "32'hffffffec", which can be expressed by the lower 13-bit value "131fec", so that the label L1 in the machine language codes shown in Fig. 17 is converted into the lower 13-bit value. Fig. 19 shows the relocatable codes that are generated from the machine language codes 803 shown in Fig. 17. In Fig. 19, the instruction 1609 has been produced by converting the label L1 into a PC relative value. Fig. 19 shows the parallel execution boundary information 100 and format information 101 of each instruction that had already been established when the machine language codes 803 were outputted, and also shows the unused bit in each instruction packet (steps S1507, S1508, S1509).

**[0172]** As described above, by finding a PC relative value by performing address calculation according to a carry method, an assembler corresponding to a processor that uses a carry method can be realized.

# Linker

**[0173]** Fig. 20 is a block diagram showing the construction of the linker 307 shown in Fig. 5 and the I/O









[0211] The following describes a specific example of the object code 308 generated in this embodiment.

[0212] The assembler 305 replaces the label L1 in instruction 1409 in the machine language codes shown in Fig. 17 with the subtraction value "13h1ff0" produced by subtracting the address "32h00000010" of instruction 1408, which is the first instruction in same set of instructions as instruction 1409, from the address "32h00000000" of the branch destination instruction. In the same way, the linker 307 replaces the label l in instruction 1906 in the combined codes shown in Fig. 24 with the subtraction value "13h1ff0" produced by subtracting the address "32h00000008" of the instruction 1907, which is the first instruction in same set of instructions as instruction 1906, from the address "32h00000000" of the branch destination instruction. Fig. 27 shows that the PC relative value of instruction 2213 differs from that shown in Fig. 26.

[0213] The following describes the processor of the present embodiment.

[0214] The processor 309 executes object code that have been generated as described above. When the processor 309 executes a branch instruction, the PC relative value in the branch instruction is a difference in addresses between the branch destination instruction and the first instruction in same set of instructions as the branch instruction. Accordingly, the processor 309 does not amend the values of the upper PC 403 and lower PC 404, and, in the same way as in the first embodiment, adds the PC relative value to the values in the upper PC 403 and lower PC 404 and updates the values in the upper PC 403 and lower PC 404 using the addition results. When this processor 309 executes the object code shown in Fig. 27, the execution of instruction 2213 results in the PC relative value "13h1ff0" being added to the present PC "32h00000008", resulting in the PC being updated to "32h00000000".

[0215] As described above, the processor of the present embodiment does not need to amend the value of the program counter in the same way as in the first embodiment whenever a branch instruction is executed. The address of a branch destination instruction can instead be obtained by directly adding a PC relative value to the PC. This reduces the total execution time.

### Third Embodiment

[0216] The third embodiment of the present invention relates to a processor that can indicate the execution position of an instruction by fully utilizing the lower 3 bits of instruction addresses.

[0217] In the first embodiment, the lower 3 bits of the instruction address are used to indicate a position that is one of three units. In the present embodiment, however, full use is made of these 3 bits by having them indicate one of eight units.

[0218] Fig. 28A shows the construction of an instruction packet in the present embodiment. This instruction

packet is composed of eight instruction units. Each instruction unit in an instruction packet is 8 bits long, so that the total length of one instruction packet is 64 bits. The processor in this embodiment reads one instruction packet (64 bits) in one cycle.

[0219] Fig. 28B shows the types of instructions used in this embodiment. Each instruction is composed of 8-bit instruction units, with there being one-, two-, three-, four-, five-, and six-unit instructions.

[0220] Fig. 28C shows the relation between in-packet addresses and the instruction units in a packet. In the same way as in the first embodiment, a position in an instruction packet is indicated by the lower 3 bits of an instruction address. As shown in Fig. 28C, the in-packet address "3b000" indicates the first unit, the in-packet address "3b001" indicates the second unit, the in-packet address "3b010" indicates the third unit, the in-packet address "3b011" indicates the fourth unit, the in-packet address "3b100" indicates the fifth unit, the in-packet address "3b101" indicates the sixth unit, the in-packet address "3b110" indicates the seventh unit, and the in-packet address "3b111" indicates the eighth unit.

[0221] As described above, the processor of the present embodiment indicates the execution position of an instruction making full use of the lower 3 bits of the instruction address. As a result, instructions can be executed with a greater variation of execution units for one cycle.

### Fourth Embodiment

[0222] The fourth embodiment of the present invention relates to a method for calculating instruction addresses without using a carry.

[0223] The first embodiment teaches a processor for executing a program, and an optimization apparatus, assembler, and linker for generating a suitable program. All of these devices use a common method for calculating an instruction address using a carry. This has the effect that the processor can correctly generate the address of a branch destination instruction using a PC relative value. However, this effect can be achieved if the processor, optimization apparatus, assembler, and linker use a common address calculation method that does not use a carry. This present embodiment relates to such a calculation method that calculates addresses without using a carry.

[0224] This calculation method that does not use a carry resembles the calculation method in the first embodiment in that the calculation of address is performed separately for the upper 29 bits and lower 3 bits. However, the present method differs by not using a carry.

[0225] The following explains the method by which the processor finds the address of a branch destination instruction by adding the address of a branch instruction and a PC relative value. The lower PC calculator 405 shown in Fig. 6 adds the lower 3 bits of the address of the branch instruction and the lower 3 bits of the PC relative value.

ative value. Fig. 29A is an addition table showing the addition rules for adding the lower 3 bits of the address of the branch instruction and the lower 3 bits of the PC relative value in the present calculation method. As shown in the figure, this calculation differs from a normal addition of binary values in that it cycles between the three states "3'b000", "3'b010", and "3'b100". Note that no carry is generated.

[0226] The upper PC calculator 411 shown in Fig. 6 adds the upper 29 bits of the address of the branch instruction and the upper 29 bits of the PC relative value. This is a normal addition of binary values.

[0227] The results of the above additions form the address of a branch destination instruction. In detail, the addition result for the lower 3 bits is set in the lower PC 404 and the addition result for the upper 29 bits is set in the upper PC 403.

[0228] The following explains the method used by the optimization apparatus, assembler, and linker to calculate the PC relative value, which is to say, to subtract the address of the branch destination instruction from the address of the branch instruction. This subtraction is split into an upper 29 bits and lower 3 bits like the addition performed by the processor. The lower address subtraction means 907 of the optimization apparatus 303, the lower address subtraction means 806 of the assembler 305, and the lower address subtraction means 706 of the linker 307 subtract the lower 3 bits of the address of a branch instruction from the lower 3 bits of the address of the branch destination instruction. Fig. 29B is a subtraction table showing the subtraction rules for subtracting the lower 3 bits of the address of the branch instruction from the lower 3 bits of the address of the branch destination instruction. As shown in the figure, this calculation differs from a normal subtraction of binary values in that it cycles between the three states "3'b000", "3'b010", and "3'b100". Note that no carry is generated.

[0229] The upper address subtraction means 910 of the optimization apparatus 303, the upper address subtraction means 809 of the assembler 305, and the upper address subtraction means 709 of the linker 307 subtract the upper 29 bits of the address of the branch instruction from the upper 29 bits of the address of the branch destination instruction. This is a normal subtraction of binary values.

[0230] The PC relative value is then found by setting the result of the above subtraction for the lower 3 bits as the lower 3 bits and the result of the above subtraction for the upper 29 bits as the upper 29 bits.

[0231] Fig. 30 shows the object code that is generated by the above address calculation method of the present embodiment that does not use a carry. The PC relative values of instructions 2406 and 2413 differ to those in Fig. 26. The following explains the calculation of the PC relative value of instruction 2406.

[0232] The lower address subtraction means 706 subtracts the lower 3 bits "3'b010" of the address of in-

struction 2406 from the lower 3 bits "3'b000" of the address of instruction 2401 in accordance with the subtraction table shown in Fig. 29B. This produces the lower subtraction result "3'b100".

[0233] The upper address subtraction means 709 subtracts the upper 29 bits "29'h00000001" of the address of instruction 2406 from the upper 29 bits "29'h00000000" of the address of instruction 2401. This produces the upper subtraction result "29'h1ffffff".

[0234] The address difference calculating means 711 generates the address difference "32'h1ffffffc" by setting the upper subtraction result "29'h1ffffff" as the upper 29 bits and the lower subtraction result "3'b100" as the lower 3 bits.

[0235] The relocation information resolving means 713 judges that the address difference "32'h1ffffffc" can be expressed by just the lower 13 bits "13'h1ffc" and so replaces a label with this value "13'h1ffc" as a PC relative value to generate instruction 2406.

[0236] The processor 309 executes the object code generated as described above. When executing a branch instruction, the processor 309 adds the upper PC 403 and lower PC 404, which have been amended to correctly indicate the branch instruction, to the PC relative value in the branch instruction without generating a carry.

[0237] When the processor 309 executes instruction 2406 in the object code shown in Fig. 30, the lower PC calculator 405 adds the amended lower PC 404 "3'b010" and the lower 3 bits "3'b100" of the PC relative value and updates the lower PC 404 to the resulting addition value "3'b000". The upper PC calculator 411 adds the amended upper PC 403 "29'h00000001" and the upper 29 bits "29'h1ffffff" of the PC relative value and updates the lower PC 404 to the resulting addition value "29'h00000000".

[0238] As described above, the present calculation method can calculate addresses without a carry being sent between the lower PC calculator 405 and the upper PC calculator 411. This means that address calculation can be performed with a simpler hardware construction.

## Fifth Embodiment

[0239] The fifth embodiment of the present invention teaches a method for calculating instruction addresses using absolute values.

[0240] This calculation method that uses absolute values resembles the calculation method in the first embodiment in that the calculation of address is performed separately for the upper 29 bits and lower 3 bits. However, the present method differs from the carry method in that the value of the lower 3 bits of an instruction address are set as the lower 3 bits of the calculation result.

[0241] The following explains the method by which the processor finds the address of a branch destination instruction by adding the address of a branch instruction and a PC relative value. The lower PC calculator 405

[0256] The following explains the present method for  
50 finding the address of a branch destination instruction  
from the address of a branch instruction and a PC rela-  
tive value. While the processor that uses the carry meth-  
od is equipped with an upper PC calculator 411 for cal-  
culating the upper 29 bits and a lower PC calculator 405  
55 for calculating the lower 3 bits, a processor that uses the  
present linear calculation method is only equipped with  
one PC calculator for calculating a 32-bit address. The  
PC calculator in this linear calculation method adds a

32-bit address of a branch instruction and a 32-bit PC relative value. This calculation is a normal binary addition.

[0257] The addition result of the PC calculator is set as the address of the branch destination instruction. This means that the lower 3 bits of the addition result are set in the lower PC 404 and the upper 29 bits of the addition result are set in the upper PC 403.

[0258] The following explains the calculation of the PC relative value by the optimization apparatus 303, assembler 305, and linker 307, which is to say, the subtraction of the address of the branch instruction from the address of the branch destination instruction. Like the processor in this embodiment, the optimization apparatus 303, assembler 305, and linker 307 are each provided with only one calculator, the address subtraction means, for calculating a 32-bit address. The address subtraction means in this linear calculation method subtracts the address of a branch instruction from the address of a branch destination instruction. This calculation is a normal binary subtraction. The subtraction result is then set as the PC relative value.

[0259] Fig. 33 shows the object code that has been generated using the linear calculation method of the present embodiment. In Fig. 33, the PC relative values in instructions 2706 and 2713 differ to those shown in Fig. 26. The following describes the method for calculating the PC relative value for instruction 2706.

[0260] The address subtraction means in the linear calculation method subtracts the 32-bit address "32'h00000000" of instruction 2701 from the 32-bit address "32'h0000000a" of instruction 2706 and so obtains the address difference "32'hffffff6".

[0261] The relocation information resolving means 713 judges that the address difference "32'hffffff6" can be expressed by just its lower 13 bits "13'h1ff6", and so replaces the label with "13'h1ff6" as the PC relative value to generate instruction 2706.

[0262] The processor 309 executes the object code generated as described above. When executing a branch instruction, the processor 309 adds the upper PC 403 and lower PC 404 that have been amended to indicate the address of the branch instruction to the PC relative value using the present linear calculation method.

[0263] When the processor 309 executes instruction 2706 in the object code shown in Fig. 33, the PC calculator in this embodiment adds a 32-bit PC value "32'h0000000a", which has the amended value of the upper PC 403 as the upper 29 bits and the amended value of the lower PC 404 as the lower 3 bits, to the PC relative value "32'hffffff6" and so obtains the addition result "32'h00000000". After this, the PC calculator updates the lower PC 404 to the lower 3 bits "3'b000" of this addition value, and the upper PC 403 to the upper 29 bits "29'h00000000" of this addition value.

[0264] In this way, the present linear calculation method can calculate addresses using a standard calculator

as the PC calculator. This simplifies the structure of the processor.

#### Seventh Embodiment

[0265] The seventh embodiment of the present invention relates to a processor that interprets and executes PC adding instructions and PC subtracting instructions and to a compiler that generates such instructions.

[0266] Fig. 34 shows the processor of the present embodiment. The processor of the present embodiment differs from the processor in the first embodiment in that it further includes a second lower PC calculator 2800 and a second upper PC calculator 2802 and in that the first instruction decoder 2801a, the second instruction decoder 2801b, and the third instruction decoder 2801c are all provided with new functions.

[0267] The instruction decoders 2801a ~ 2801c are provided with an extra function for decoding PC adding instructions and PC subtracting instructions. Fig. 35A shows the operation that corresponds to a PC adding instruction which is shown in mnemonic form. As shown in Fig. 35A, a PC adding instruction adds a PC relative value "disp" to the value of the PC that is stored in a register and stores the addition result in the same register. Fig. 35B shows the operation that corresponds to a PC subtracting instruction which is shown in mnemonic form. As shown in Fig. 35B, a PC adding instruction subtracts a PC relative value "disp" from the value of the PC that is stored in a register and stores the subtraction result in the same register.

[0268] The second lower PC calculator 2800 and the second upper PC calculator 2802 perform the PC adding instruction and PC subtraction instruction described above, using the same calculation rules as the lower PC calculator 405 and the upper PC calculator 411 described in the first embodiment.

[0269] Fig. 36 shows the construction of the compiler of the present embodiment.

[0270] The source code 2901 is a program written in a high-level language such as C.

[0271] The intermediate code converting unit 2902 converts the source code 2901 into intermediate code 2903 which is an internal expression for the compiler. This intermediate code converting unit 2902 is a well-known technology and so will not be described.

[0272] The PC value adding instruction converting unit 2904 converts each intermediate code in the intermediate code 2903 that adds a value of the PC and a variable into an assembler code 2906 for a PC adding instruction that is shown in Fig. 34.

[0273] The instruction converting unit 2905 converts the other intermediate codes into assembler code 2906. This instruction converting unit 2905 is a well known technology and so will not be described.

[0274] The following describes a specific example of the operation of the present compiler. Fig. 37 is a flow-chart showing the operation of this compiler.











# Claims

1. A processor for reading instructions from a memory according to a program counter, the memory storing instructions in one-byte units, and for executing the read instructions,

the program counter including a first program counter and a second program counter, the first program counter indicating a storage position of a processing packet in the memory, the processing packet being composed of an integer number of the one-byte units, the second program counter indicating a position of processing target instruction in the processing packet, the processing target instruction being an operation to be executed by the processor.

2. The processor of Claim 1, including a first program counter updating means and a second program counter updating means,

the second program counter updating means incrementing a value of the second program counter in accordance with an amount of instructions that were executed in a preceding cycle and sending any carry generated in an incrementing to the first program counter updating means, and the first program counter updating means adding the carry received from the second program counter updating means to the value of the first program counter.

3. The processor of Claim 2, further including:

program counter relative value extracting means for extracting, when an instruction being executed includes a program counter relative value that is based on an address of a first instruction executed in a present cycle, the program counter relative value; and calculating means for adding the program counter relative value to the value of the first program counter and the value of the second program counter, and setting an addition result as the value of the first program counter and the value of the second program counter.

4. The processor of Claim 3,

wherein the calculating means includes a first calculating unit and a second calculating unit, the second calculating unit adding the value of the second program counter and lower bits of the program counter relative value, setting a result of an addition as the value of the second

program counter, and sending any carry generated in the addition to the first calculating unit, the first calculating unit adding the value of the first program counter, upper bits of the program counter relative value, and any carry received from the second calculating unit, and setting a result of an addition as the value of the first program counter.

5. The processor of Claim 3.

wherein the calculating means includes a first calculating unit and a second calculating unit, the second calculating unit adding the value of the second program counter and lower bits of the program counter relative value without generating a carry, and setting a result of an addition as the value of the second program counter, the first calculating unit adding the value of the first program counter and upper bits of the program counter relative value, and setting a result of an addition as the value of the first program counter.

6. The program counter of Claim 3,

wherein the calculating means adds the value of the first program counter and upper bits of the program counter relative value, sets a result of an addition as the value of the first program counter, and sets lower bits of the program counter relative value as the value of the second program counter.

7. The processor of Claim 3,

wherein the calculating means adds the program counter relative value and a value whose upper bits are the value of the first program counter and lower bits are the value of the second program counter, and sets upper bits of a result of an addition as the value of the first program counter and lower bits of the result as the second program counter.

8. The processor of Claim 2, further including:

program counter relative value extracting means for extracting, when an executed instruction includes a program counter relative value that is based on an address of the executed instruction, the program counter relative value; program counter amending means for amending the value of the first program counter and the value of the second program counter to indicate an address of the executed instruction; and calculating means for adding the program counter relative value, the value of the first program counter, and the value of the second pro-

gram counter, and setting a result of an addition as the value of the first program counter and the value of the second program counter.

9. The processor of Claim 2, further including:

program counter relative value calculating instruction decoding means for decoding a program counter relative value calculating instruction that performs an addition using a program counter relative value and one of

- (a) a value of the program counter stored in a register, and
- (b) the value of the first program counter and the value of the second program counter;

calculating means for performing the addition indicated by the program counter relative value calculating instruction to generate an addition result; and  
program counter value updating means for storing the addition result in one of

- (a) the register, and
- (b) the first program counter and the second program counter.

10. The processor of Claim 1,

wherein the first program counter indicates a memory address, the memory address being a storage position in the memory of a processing packet that is given by bit shifting the value in the first program counter by  $\log_2 n$  bits in a leftward direction,  $n$  being a length of a processing packet in bytes.

11. The processor of Claim 10, further including

an instruction buffer for temporarily storing instructions; and  
instruction reading means for transferring instructions with a minimum transfer size of one one-byte unit from the memory to the instruction buffer, in accordance with available space in the instruction buffer but regardless of a size of a processing packet.

12. An instruction sequence optimizing apparatus, for generating optimized code from an instruction sequence, comprising:

address assigning means for estimating a size of each instruction in the instruction sequence and assigning an address to each instruction, upper bits of each address indicating a memory address at which a processing packet is stored and lower bits of each address indicating a

processing target instruction in the processing packet;  
label detecting means

- (1) for detecting a label, which should be resolved by an address of a specified instruction, from the instruction sequence, and obtaining the address of the specified instruction, and
- (2) for detecting a label, which should be resolved by a difference in addresses of two specified instructions, from the instruction sequence, and obtaining the addresses of the two specified instructions.

program counter relative value calculating means for calculating, when a label which should be resolved by a difference in addresses of two specified instructions has been detected, a program counter relative value by subtracting an address of one of the two specified instructions from an address of another of the two specified instructions;  
converting means

- (1) for converting an instruction that has a label that should be resolved by an address of a specified instruction into an instruction with a size that is based on a size of the address of the specified instruction,
- (2) for converting an instruction that has a label that should be resolved by a difference in addresses of two specified instructions into an instruction with a size that is based on a size of the program counter relative value calculated from the addresses of the two specified instructions; and

optimized code generating means for generating optimized code by converting addresses of instructions in accordance with the sizes of instructions after conversion by the converting means.

13. The instruction sequence optimizing apparatus of Claim 12,

wherein the program counter relative value calculating means includes a lower bit subtracting unit and an upper bit subtracting unit, the lower bit subtracting unit subtracting lower bits of the address of the one of the two specified instructions from lower bits of the address of the other of the two specified instructions, for setting a result of a subtraction as lower bits of the program counter relative value, and sending any carry generated in the subtraction to the upper bit subtracting unit, and

the upper bit subtracting unit subtracting upper bits of the address of one of the two specified instructions and any carry received from the lower bit subtracting unit from upper bits of the address of the other of the two specified instructions, and for setting a result of a subtraction as upper bits of the program counter relative value

the two specified instructions from an address of another of the two specified instructions; and replacing means for replacing the label with the program counter relative value calculated by the program counter relative value calculating means.

14. The instruction sequence optimizing apparatus of Claim 12.

wherein the program counter relative value calculating means includes a lower bit subtracting unit and an upper bit subtracting unit, the lower bit subtracting unit subtracting lower bits of the address of one of the two specified instructions from lower bits of the address of the other of the two specified instructions without generating a carry and setting a result of a subtraction as lower bits of the program counter relative value, and the upper bit subtracting unit subtracting upper bits of the address of one of the two specified instructions from upper bits of the address of the other of the two specified instructions, and for setting a result of a subtraction as upper bits of the program counter relative value.

17. The assembler of Claim 16,

wherein the program counter relative value calculating means includes a lower bit subtracting unit and an upper bit subtracting unit, the lower bit subtracting unit subtracting lower bits of the address of the one of the two specified instructions from lower bits of the address of the other of the two specified instructions, for setting a result of a subtraction as lower bits of the program counter relative value, and sending any carry generated in the subtraction to the upper bit subtracting unit, and the upper bit subtracting unit subtracting upper bits of the address of one of the two specified instructions and any carry received from the lower bit subtracting unit from upper bits of the address of the other of the two specified instructions, and for setting a result of a subtraction as upper bits of the program counter relative value.

15. The instruction sequence optimizing apparatus of Claim 12.

wherein the program counter relative value calculating means subtracts upper bits of an address of one of the two specified instructions from upper bits of an address of the other of the two specified instructions, sets a result of a subtraction as upper bits of the program counter relative value, and sets lower bits of the other of the two specified instructions as lower bits of the program counter relative value.

18. The assembler of Claim 16,

wherein the program counter relative value calculating means includes a lower bit subtracting unit and an upper bit subtracting unit, the lower bit subtracting unit subtracting lower bits of the address of one of the two specified instructions from lower bits of the address of the other of the two specified instructions without generating a carry and setting a result of a subtraction as lower bits of the program counter relative value, and the upper bit subtracting unit subtracting upper bits of the address of one of the two specified instructions from upper bits of the address of the other of the two specified instructions, and for setting a result of a subtraction as upper bits of the program counter relative value.

16. An assembler that generates relocatable code from an instruction sequence, each address of an instruction in the instruction sequence having upper bits that indicate a memory address at which a processing packet is stored and lower bits that indicate a position of processing target instruction that is included in the processing packet,

the assembler comprising:  
label detecting means for detecting a label in the instruction sequence that should be resolved by a difference in addresses between two specified instructions, and obtaining the addresses of the two specified instructions;  
program counter relative value calculating means for calculating a program counter relative value by subtracting an address of one of

19. The assembler of Claim 16,

wherein the program counter relative value calculating means subtracts upper bits of an address of one of the two specified instructions from upper bits of an address of the other of the two specified instructions, sets a result of a subtraction as upper bits of the program counter relative value, and sets lower bits of the other of the two specified instructions as lower bits of the program counter relative value.

20. A linker that generates object code by combining relocatable code, each address of an instruction in the relocatable code having upper bits that indicate a memory address at which a processing packet is stored and lower bits that indicate a position of processing target instruction that is included in the processing packet,

the linker comprising:

relocation information detecting means for detecting a label in the relocatable code that should be resolved by a difference in addresses between two specified instructions, and obtaining the addresses of the two specified instructions;  
 program counter relative value calculating means for calculating a program counter relative value by subtracting an address of one of the two specified instructions from an address of another of the two specified instructions; and  
 replacing means for replacing the label with the program counter relative value calculated by the program counter relative value calculating means.

21. The linker of Claim 20,

wherein the program counter relative value calculating means includes a lower bit subtracting unit and an upper bit subtracting unit,  
 the lower bit subtracting unit subtracting lower bits of the address of the one of the two specified instructions from lower bits of the address of the other of the two specified instructions, for setting a result of a subtraction as lower bits of the program counter relative value, and sending any carry generated in the subtraction to the upper bit subtracting unit, and  
 the upper bit subtracting unit subtracting upper bits of the address of one of the two specified instructions and any carry received from the lower bit subtracting unit from upper bits of the address of the other of the two specified instructions, and for setting a result of a subtraction as upper bits of the program counter relative value

22. The linker of Claim 20,

wherein the program counter relative value calculating means includes a lower bit subtracting unit and an upper bit subtracting unit,  
 the lower bit subtracting unit subtracting lower bits of the address of one of the two specified instructions from lower bits of the address of the other of the two specified instructions without generating a carry and setting a result of a subtraction as lower bits of the program counter relative value

active value, and

the upper bit subtracting unit subtracting upper bits of the address of one of the two specified instructions from upper bits of the address of the other of the two specified instructions, and for setting a result of a subtraction as upper bits of the program counter relative value.

23. The linker of Claim 20,

wherein the program counter relative value calculating means subtracts upper bits of an address of one of the two specified instructions from upper bits of an address of the other of the two specified instructions, sets a result of a subtraction as upper bits of the program counter relative value, and sets lower bits of the other of the two specified instructions as lower bits of the program counter relative value.

24. A disassembler that receives an indication of an address of an instruction in object code and outputs an assembler name of the instruction at the indicated address, each address of an instruction in the object code having upper bits that indicate a memory address at which a processing packet is stored and lower bits that indicate a position of processing target instruction that is included in the processing packet,

the disassembler comprising:

program counter relative value extracting means for extracting, when the indicated instruction includes a program counter relative value, the program counter relative value from the indicated instruction;  
 label addressing calculating means for adding an address of the indicated instruction to the extracted program counter relative value and setting an addition result as a label address;  
 storing means for storing a label name corresponding to each label address; and  
 searching means for searching the storing means for a label name that corresponds to the calculated label address and outputting the corresponding label name.

25. The disassembler of Claim 24,

wherein the label address calculating means includes a lower bit calculating unit and an upper bit calculating unit,  
 the lower bit calculating unit for adding lower bits of the address of the indicated instruction and lower bits of the program counter relative value, setting a result of an addition as lower bits of a label address, and sending any carry generated by the addition to the upper bit calculating unit, and





value of the program counter relative value that does not generate a carry, where a result of the lower bit calculation is set as the lower bits of the first value, and  
the upper bit calculation being a calculation using upper bits of the first value and upper bits of the value of the program counter relative value, where a result of the upper bit calculation is set as the upper bits of the first value.

32. The compiler of Claim 29,

wherein the processor includes an upper bit calculating unit,  
the program counter relative value calculating instruction having the upper bit calculating unit perform an upper bit calculation and setting lower bits of the program counter relative value as lower bits of the first value, and  
the upper bit calculation being an addition using upper bits of the first value and upper bits of the value of the program counter relative value, where a result of the upper bit calculation is set as the upper bits of the first value.

33. A computer-readable recording medium storing an instruction sequence optimizing program that generates optimized code from an instruction sequence, the instruction sequence optimizing program including:

an address assigning step for estimating a size of each instruction in the instruction sequence and assigning an address to each instruction, upper bits of each address indicating a memory address at which a processing packet is stored and lower bits of each address indicating a processing target instruction in the processing packet;  
a label detecting step

- (1) for detecting a label, which should be resolved by an address of a specified instruction, from the instruction sequence, and obtaining the address of the specified instruction, and
- (2) for detecting a label, which should be resolved by a difference in addresses of two specified instructions, from the instruction sequence, and obtaining the addresses of the two specified instructions;

a program counter relative value calculating step for calculating, when a label which should be resolved by a difference in addresses of two specified instructions has been detected, a program counter relative value by subtracting an address of one of the two specified instructions

from an address of another of the two specified instructions;  
a converting step

- (1) for converting an instruction that has a label that should be resolved by an address of a specified instruction into an instruction with a size that is based on a size of the address of the specified instruction,
- (2) for converting an instruction that has a label that should be resolved by a difference in addresses of two specified instructions into an instruction with a size that is based on a size of the program counter relative value calculated from the addresses of the two specified instructions; and

an optimized code generating step for generating optimized code by converting addresses of instructions in accordance with the sizes of instructions after conversion in the converting step.

34. The computer-readable recording medium of Claim 33,

wherein the program counter relative value calculating step includes a lower bit subtracting substep and an upper bit subtracting substep, the lower bit subtracting substep subtracting lower bits of the address of the one of the two specified instructions from lower bits of the address of the other of the two specified instructions, for setting a result of a subtraction as lower bits of the program counter relative value, and sending any carry generated in the subtraction to the upper bit subtracting substep, and  
the upper bit subtracting substep subtracting upper bits of the address of one of the two specified instructions and any carry received from the lower bit subtracting substep from upper bits of the address of the other of the two specified instructions, and for setting a result of a subtraction as upper bits of the program counter relative value.

35. The computer-readable recording medium of Claim 33,

wherein the program counter relative value calculating step includes a lower bit subtracting substep and an upper bit subtracting substep, the lower bit subtracting substep subtracting lower bits of the address of one of the two specified instructions from lower bits of the address of the other of the two specified instructions without generating a carry and setting a result

of a subtraction as lower bits of the program counter relative value, and  
the upper bit subtracting substep subtracting upper bits of the address of one of the two specified instructions from upper bits of the address of the other of the two specified instructions, and for setting a result of a subtraction as upper bits of the program counter relative value.

36. The computer-readable recording medium of Claim 33,

wherein the program counter relative value calculating step subtracts upper bits of an address of one of the two specified instructions from upper bits of an address of the other of the two specified instructions, sets a result of a subtraction as upper bits of the program counter relative value, and sets lower bits of the other of the two specified instructions as lower bits of the program counter relative value.

37. A computer-readable recording medium storing an assembler program that generates relocatable code from optimized code that have been generated from an instruction sequence, each address of an instruction in the optimized code having upper bits that indicate a memory address at which a processing packet is stored and lower bits that indicate a position of processing target instruction that is included in the processing packet,

the assembler program comprising:  
a label detecting step for detecting a label in the instruction sequence that should be resolved by a difference in addresses between two specified instructions, and obtaining the addressee of the two specified instructions;  
a program counter relative value calculating step for calculating a program counter relative value by subtracting an address of one of the two specified instructions from an address of another of the two specified instructions; and  
a replacing step for replacing the label with the program counter relative value calculated by the program counter relative value calculating step.

38. The computer-readable recording medium of Claim 37,

wherein the program counter relative value calculating step includes a lower bit subtracting substep and an upper bit subtracting substep, the lower bit subtracting substep subtracting lower bits of the address of one of the two specified instructions from lower bits of the address of the other of the two specified instructions, for setting a result of a subtraction as low-

er bits of the program counter relative value, and sending any carry generated in the subtraction to the upper bit subtracting substep, and  
the upper bit subtracting substep subtracting upper bits of the address of one of the two specified instructions and any carry received from the lower bit subtracting substep from upper bits of the address of the other of the two specified instructions, and for setting a result of a subtraction as upper bits of the program counter relative value.

39. The computer-readable recording medium of Claim 37,

wherein the program counter relative value calculating step includes a lower bit subtracting substep and an upper bit subtracting substep, the lower bit subtracting substep subtracting lower bits of the address of one of the two specified instructions from lower bits of the address of the other of the two specified instructions without generating a carry and setting a result of a subtraction as lower bits of the program counter relative value, and  
the upper bit subtracting substep subtracting upper bits of the address of one of the two specified instructions from upper bits of the address of the other of the two specified instructions, and for setting a result of a subtraction as upper bits of the program counter relative value.

40. The computer-readable recording medium of Claim 37,

wherein the program counter relative value calculating step subtracts upper bits of an address of one of the two specified instructions from upper bits of an address of the other of the two specified instructions, sets a result of a subtraction as upper bits of the program counter relative value, and sets lower bits of the other of the two specified instructions as lower bits of the program counter relative value.

41. A computer-readable recording medium storing a linker program that generates object code from relocatable code that has been generated from an instruction sequence, each address of an instruction in the optimized code having upper bits that indicate a memory address at which a processing packet is stored and lower bits that indicate a position of processing target instruction that is included in the processing packet,

the linker program comprising:  
a relocation information detecting step for detecting a label in the relocatable code that

should be resolved by a difference in addresses between two specified instructions, and obtaining the addresses of the two specified instructions;

a program counter relative value calculating step for calculating a program counter relative value by subtracting an address of one of the two specified instructions from an address of another of the two specified instructions; and a replacing step for replacing the label with the program counter relative value calculated by the program counter relative value calculating step.

42. The computer-readable recording medium of Claim 41,

wherein the program counter relative value calculating step includes a lower bit subtracting substep and an upper bit subtracting substep, the lower bit subtracting substep subtracting lower bits of the address of one of the two specified instructions from lower bits of the address of the other of the two specified instructions, for setting a result of a subtraction as lower bits of the program counter relative value, and sending any carry generated in the subtraction to the upper bit subtracting substep, and the upper bit subtracting substep subtracting upper bits of the address of one of the two specified instructions and any carry received from the lower bit subtracting substep from upper bits of the address of the other of the two specified instructions, and for setting a result of a subtraction as upper bits of the program counter relative value.

43. The computer-readable recording medium of Claim 41,

wherein the program counter relative value calculating step includes a lower bit subtracting substep and an upper bit subtracting substep, the lower bit subtracting substep subtracting lower bits of the address of one of the two specified instructions from lower bits of the address of the other of the two specified instructions without generating a carry and setting a result of a subtraction as lower bits of the program counter relative value, and the upper bit subtracting substep subtracting upper bits of the address of one of the two specified instructions from upper bits of the address of the other of the two specified instructions, and for setting a result of a subtraction as upper bits of the program counter relative value.

44. The computer-readable recording medium of Claim 41,

wherein the program counter relative value calculating step subtracts upper bits of an address of one of the two specified instructions from upper bits of an address of the other of the two specified instructions, sets a result of a subtraction as upper bits of the program counter relative value, and sets lower bits of the other of the two specified instructions as lower bits of the program counter relative value.

45. A computer-readable recording medium storing a compiler program that generates an instruction sequence from source code,

the compiler program generating a program counter relative value calculating instruction that is executed by a processor, the program counter relative value calculating instruction being an instruction that performs a calculation using a first value and a program counter relative value and uses a result of the calculation to update the first value, the first value being one of

- (a) a value of a program counter stored in a register, and
- (b) the value stored in a program counter of the processor,

wherein upper bits of the first value indicate a memory address at which a processing packet is stored, and lower bits of the first value of the program counter indicate a processing target instruction that is included in the processing packet.

46. The computer-readable recording medium of Claim 45,

wherein the processor includes a lower bit calculating unit and an upper bit calculating unit, the program counter relative value calculating instruction having the lower bit calculating unit perform a lower bit calculation and the upper bit calculating unit perform an upper bit calculation, the lower bit calculation being an addition using lower bits of the first value and lower bits of the value of the program counter relative value, where a result of the lower bit calculation is set as the lower bits of the first value and any generated carry is sent to the upper bit calculating unit, and the upper bit calculation being an addition using upper bits of the first value, upper bits of the value of the program counter relative value and






FIG. 1

PARALLEL EXECUTION BOUNDARY INFORMATION 100

FORMAT INFORMATION 101




FIG. 2A




FIG. 2B




FIG. 2C

21 BITS




FIG. 2D




FIG. 2E

42 BITS

FIG. 3A




FIG. 3B




FIG. 3C




FIG. 4






FIG. 5






FIG. 7

IN-PACKET ADDRESS BEFORE UPDATING	INCREMENT VALUE	3'b000	3'b010	3'b100
	1	3'b010	3'b100	3'b000 (CARRY 1)
	2	3'b100	3'b000 (CARRY 1)	3'b010 (CARRY 1)
	3	3'b000 (CARRY 1)	3'b010 (CARRY 1)	3'b100 (CARRY 1)
	4	3'b010 (CARRY 1)	3'b100 (CARRY 1)	3'b000 (CARRY 2)

FIG. 8A

LOWER 3 BITS OF PC RELATIVE VALUE	LOWER 3 BITS OF ADDRESS VALUE		
	3'b000	3'b010	3'b100
3'b000	3'b000	3'b010	3'b100
3'b010	3'b010	3'b100	3'b000 (CARRY 1)
3'b100	3'b100	3'b000 (CARRY 1)	3'b010 (CARRY 1)

FIG. 8B

LOWER 3 BITS OF ADDRESS VALUE(BEFORE SUBTRACTION)	LOWER 3 BITS OF ADDRESS VALUE(TO BE SUBTRACTED)		
	3'b00	0b010	0b100
3'b000	3'b000	3'b100 (CARRY 1)	3'b010 (CARRY 1)
3'b010	3'b010	3'b000	3'b100 (CARRY 1)
3'b100	3'b100	3'b010	3'b000

FIG. 9




FIG. 10




FIG. 11

L1: mov r2, r1	· · 1000
jsr f	· · 1001
add r0, r4	· · 1002
and r1, r3	· · 1003
mov L2, r2	· · 1004
ld (r2), r0	· · 1005
bra L1	· · 1006
add r2, r3	· · 1007
...	
L2: ...	· · 1008

FIG. 12

32'h00000800	L1: mov r2, r1	· · 1000
32'h00000802	jsr f	· · 1001
32'h00000804	add r0, r4	· · 1002
32'h00000808	and r1, r3	· · 1003
32'h0000080a	mov L2, r2	· · 1004
32'h00000810	ld (r2), r0	· · 1005
32'h00000812	bra L1	· · 1006
32'h00000814	add r2, r3	· · 1007
	...	
32'h12345678	L2: ...	· · 1008

FIG. 13

INSTRUCTION	RESOLVING VALUE
mov L2, r2	ADDRESS 32'h12345678
bra L1	PC RELATIVE VALUE 32'h00000800-32'h00000812

FIG. 14

L1:	mov r2, r1		jsr f		add r0, r4	· · 1300
	and r1, r3		mov L2, r2		(mov L2, r2)	· · 1301
	ld (r2), r0		bra L1		add r2, r3	· · 1302
	...					
L2:						· · 1303



FIG. 15




FIG. 16




FIG. 17

29'h00000000	L1: mov r2, r1 ...1401	jsr f	...1402	add r0, r4 ...1403	• 1400	
29'h00000001	and r1, r3 ...1405	mov L2, r2	...1406		• 1404	
29'h00000002	ld (r2), r0 ...1408	bra L1	...1409	add r2, r3 ...1410	• 1407	
...						
29'h02468acf	L2: ...					• 1411

FIG. 18

INSTRUCTION	RESOLVING VALUE
bra L1	PC RELATIVE VALUE 32h00000000-32h00000012

FIG. 19

PARALLEL EXECUTION BOUNDARY INFORMATION		BIT FORMAT INFORMATION		UNUSED BIT AREA					
29'h00000000	0:0:L1:	mov r2, r1 ...	1601	1:0:shr f	...1602	0:0: add r0, r4 ...	1603	0	... 1600
29'h00000001	0:0:	and r1, r3 ...	1605	1:1:mov L2, r2	...1606		0	0	... 1604
29'h00000002	0:0:	ld (r2), r0 ...	1608	1:0:bra l3h1fec...	1609	0:0: add r2, r3 ...	1610	0	... 1607
...									
29'h02468acf	L2:	...						0	... 1611

FIG. 20




FIG. 21




FIG. 22






FIG. 23

29h00000000	0;0;f;	ret	...1801	0;0;nop	...1802	1;0;	nop	...1803	0	• 1800
29h00000001	0;0;L1;	mov r2, r1	...1805	1;0;jsr f	...1806	0;0;	add r0, r4	...1807	0	• 1804
29h00000002	0;0;	and r1, r3	...1809	1;1;mov L2, r2	...1810				0	• 1808
29h00000003	0;0;	ld (r2), r0	...1812	1;0;bra 13h1fec	...1813	0;0;	add r2, r3	...1814	0	• 1811
...										
29h02468ad0	L2:		...						0	• 1815

FIG. 24

29'h00000000	0:0:f:	ret	...1901	0:0:nop	...1902	1:0:nop	...1903	0	• 1900
29'h00000001	0:0:L1:	mov r2, r1	...1905	1:0:jsr l	...1906	0:0: add r0, r4	...1907	0	• 1904
29'h00000002	0:0:	and r1, r3	...1909	1:1:mov 32'h12345680, r2	...1910			0	• 1908
29'h00000003	0:0:	ld (r2), r0	...1912	1:0:bra 13'h1fec	...1913	0:0: add r2, r3	...1914	0	• 1911
...									
29'h02468ad0	L2:	...							• 1915
								0	

FIG. 25

INSTRUCTION	RESOLVING VALUE
jsr f	PC RELATIVE VALUE 32'h00000000-32'h0000000a

FIG. 26

29'h00000000	0;0	f:	ret	...2101	0;0;nop	...2102	1;0;nop	...2103	0	·	2100
29'h00000001	0;0	L1:	mov r2, r1	...2105	1;0;jsr 13'h1ff4	...2106	0;0;add r0, r4	...2107	0	·	2104
29'h00000002	0;0		and r1, r3	...2109	1;1;mov 32'h12345680, r2	...2110			0	·	2108
29'h00000003	0;0		ld (r2), r0	...2112	1;0;bra 13'h1fec	...2113	0;0;add r2, r3	...2114	0	·	2111
...											
29'h02468ad0		L2:	...								
									0	·	2115

FIG. 27

29'h00000000	0;0;f;	ret	...2201	0;0;nop	...2202	1;0;	nop	...2203	0	• 2200
29'h00000001	0;0;L1;	mov r2, r1	...2205	1;0;jsr 13'h1ff8	...2206	0;0;	add r0, r4	...2207	0	• 2204
29'h00000002	0;0;	and r1, r3	...2209	1;1;mov 32'h12345680, r2	...2210				0	• 2208
29'h00000003	0;0;	ld (r2), r0	...2212	1;0;bra 13'h1ff0	...2213	0;0;	add r2, r3	...2214	0	• 2211
...										
29'h02468ad0	L2;	...								• 2215
									0	

FIG. 28A




FIG. 28B

2-UNIT  
INSTRUCTION

3-UNIT INSTRUCTION

5-UNIT INSTRUCTION

6-UNIT INSTRUCTION

FIG. 28C

IN-PACKET ADDRESS	UNIT
3'b000	FIRST UNIT
3'b001	SECOND UNIT
3'b010	THIRD UNIT
3'b011	FOURTH UNIT
3'b100	FIFTH UNIT
3'b101	SIXTH UNIT
3'b110	SEVENTH UNIT
3'b111	EIGHTH UNIT

FIG. 29A

LOWER 3 BITS OF PC RELATIVE VALUE	LOWER 3 BITS OF ADDRESS VALUE		
	3'b000	3'b010	3'b100
3'b000	3'b000	3'b010	3'b100
3'b010	3'b010	3'b100	3'b000 (CARRY IGNORED)
3'b100	3'b100	3'b000 (CARRY IGNORED)	3'b010 (CARRY IGNORED)

FIG. 29B

LOWER 3 BITS OF ADDRESS VALUE (BEFORE BE SUBTRACTION)	LOWER 3 BITS OF ADDRESS VALUE (TO BE SUBTRACTED)		
	3'b000	3'b010	3'b100
3'b000	3'b000	3'b100 (CARRY IGNORED)	3'b010 (CARRY IGNORED)
3'b010	3'b010	3'b000	3'b100 (CARRY IGNORED)
3'b100	3'b100	3'b010	3'b000

FIG. 30

29'h00000000	0:0	f:	ret	...2401	0:0	nop	...2402	1:0	nop	...2403	0	• 2400
29'h00000001	0:0	L1:	mov r2, r1	...2405	1:0	jsr 13'h1ffc	...2406	0:0	add r0, r4	...2407	0	• 2404
29'h00000002	0:0		and r1, r3	...2409	1:1	mov 32'h12345680, r2	...2410				0	• 2408
29'h00000003	0:0		ld (r2), r0	...2412	1:0	bra 13'h1ff4	...2413	0:0	add r2, r3	...2414	0	• 2411
...												
29'h02468ad0		L2:	...									• 2415
											0	



FIG. 31A

LOWER 3 BITS OF PC RELATIVE VALUE	LOWER 3 BITS OF ADDRESS VALUE		
	3'b000	3'b010	3'b100
3'b000	3'b000	3'b000	3'b000
3'b010	3'b010	3'b010	3'b010
3'b100	3'b100	3'b100	3'b100

FIG. 31B

LOWER 3 BITS OF PC RELATIVE VALUE	LOWER 3 BITS OF ADDRESS VALUE		
	3'b000	0b010	0b100
3'b000	3'b000	3'b000	3'b000
3'b010	3'b010	3'b010	3'b010
3'b100	3'b100	3'b100	3'b100


FIG. 32

29'h00000000	0:0:f:	ret	...2601	0:0:nop	...2602	1:0:	nop	...2603	0	• 2600
29'h00000001	0:0:L1:	mov r2, r1	...2605	1:0:jsr 13'h1ff8	...2606	0:0:	add r0, r4	...2607	0	• 2604
29'h00000002	0:0:	and r1, r3	...2609	1:1:mov 32'h12345680, r2	...2610				0	• 2608
29'h00000003	0:0:	ld (r2), r0	...2612	1:0:bra 13'h1ff0	...2613	0:0:	add r2, r3	...2614	0	• 2611
...										
29'h02468ad0	L2:	...								• 2615
									0	

FIG. 33

29'h00000000	0;0;f;	rel	...2701	0;0;nop	...2702	l;0;	nop	...2703	0	·	2700
29'h00000001	0;0;L;1;	mov r2, r1	...2705	l;0;jsr 13'h1ff6	...2706	0;0;	add r0, r4	...2707	0	·	2704
29'h00000002	0;0;	and r1, r3	...2709	l;1;mov 32'h12345680, r2	...2710	0;			0	·	2708
29'h00000003	0;0;	ld (r2), r0	...2712	l;0;bra 13'h1ff6	...2713	0;0;	add r2, r3	...2714	0	·	2711
...											
29'h02468ad0	L2;	...							0	·	2715

FIG. 34



	MNEMONIC	OPERATION
FIG. 35A	addpc disp , Rn	$Rn + disp \rightarrow Rn$
FIG. 35B	subpc disp , Rn	$Rn - disp \rightarrow Rn$

FIG. 36




FIG. 37




FIG. 38

```

extern int g1 ();
extern int g2 ();
extern int g3 ();
extern int g4 ();

f ( int i )
{
    int (*fp) ();

    switch(i) {
        case 1 : fp = g1 ;
                break ;
        case 2 : fp = g2 ;
                break ;
        case 3 : fp = g3 ;
                break ;
        default : fp = g4 ;
    }

    (*fp) () ;
}

```

FIG. 39

f :	tmp = PC	3201
	i != 1	3202
	br L1	3203
	fp = (g1 - f) + tmp	3204
	jmp L	3205
L1 :	i != 2	3206
	br L2	3207
	fp = (g2 - f) + tmp	3208
	jmp L	3209
L2 :	i != 3	3210
	br L3	3211
	fp = (g3 - f) + tmp	3212
	jmp L	3213
L3 :	fp = (g4 - f) + tmp	3214
L :	* (fp) (i)	3215



FIG. 40

f :	mov	PC, r1	3201
	compne	1, r0	3202
	br	L1	3203
	addpc	g1-f, r1	3204
	jmp	L	3205
L1 :	compne	2, r0	3206
	br	L2	3207
	addpc	g2-f, r1	3208
	jmp	L	3209
L2 :	compne	3, r0	3210
	br	L3	3211
	addpc	g3-f, r1	3212
	jmp	L	3213
L3 :	addpc	g4-f, r1	3214
L :	jsr	(r1)	3215
	ret		3216




FIG. 42




FIG. 43

